Bibliography

1

SIA, International Technology Roadmap for Semiconductor, Semiconductor Industry Association, 2001.

2

D. J. Frank, S. E. Laux, and M. V. Fischetti, ``Monte Carlo simulation of a 30 nm dual-gate MOSFET: how short can Si go?'', IEDM Tech. Dig., pp. 553-556, 1992.

3

G. Timp, J.Bude, K.K. Bourdelle, J.Garno, A.Ghetti, H. Gossmann, M.Green, G.Forsyth, Y.Kim, R.Kleiman, F.Klemens, A.Kornblit, C.Lochstampfor, W. Mansfield, S.Moccio, T.Sorsch, D.M. Tennant, W.Timp, R.Tung, ``The ballistic nano-transistor'', IEDM Tech. Dig., pp.55-58, 1999.

4

K. Natori, ``Ballistic metal-oxide-semiconductor field effect transistor'', J.Appl. Phys., Vol. 76, pp.4879-4890, 1994.

5

J.D. Bude, ``MOSFET modeling into the ballistic regime'', Proceedings of the International Conference on the Simulation of Semiconductor Processes and Devices (SISPAD) 2000, pp.23-26, 2000.

6

Z. Ren, R. Venugopal, S. Datta, M. Lundstrom, D. Jovanovic, and J. Fossum, ``The ballistic nanotransistor: a simulation study'' IEDM tech. Dig., pp.715-718, 2000.

7

G. Fiori, G.Iannaccone ``The effect of quantum confinement and discrete dopants in nanoscale 50 nm nMOSFETs : a three-dimensional simulation'', Nanotechnology, Vol. 13, p. 294-297, 2002.