

# Very Large Current Modulation in Vertical Heterostructure Graphene/hBN Transistors

Gianluca Fiori, Samantha Bruzzone, and Giuseppe Iannaccone, *Senior Member, IEEE*

**Abstract**—In this paper, we investigate the electrical behavior of transistors based on a vertical graphene-hexagonal boron nitride (hBN) heterostructure, using atomistic multiphysics simulations based on density-functional theory and non-equilibrium Green's function formalism. We show that the hBN current-blocking layer is effective and allows modulation of the current by five orders of magnitude, confirming experimental results. We also highlight—through accurate numerical calculations and simplified analytical modeling—some intrinsic limitations of vertical heterostructure transistors. We show that the overlap between gate contacts and source/drain leads screens the electric field induced by the gates and is responsible for the excessive degradation of the sub-threshold swing, the  $I_{ON}/I_{OFF}$  ratio, and the cut-off frequency.

**Index Terms**—Computational electronics, electron devices, graphene, nanoelectronics.

## I. INTRODUCTION

AT A very abstract level of physical description, all transistors share the same operating principle: the voltage applied to the control (gate or base) electrode modulates a potential energy barrier, which blocks the current between the other two electrodes. This potential energy barrier can be formed in a region of the same material as the other device regions traversed by charge carriers, as in a typical MOSFET, or it can be obtained with heterostructures, i.e., by properly juxtaposing regions of different materials.

The latter situation occurs when one wants to optimize and “engineer” the blocking properties of the energy barrier, as for example in a heterojunction bipolar transistor, a device proposed already in Shockley's junction transistor patent of 1951 [1], and commonly used in ultrafast electronics since the late 80s. Related to the latter option, the concept of using heterobarriers has been proposed by Carver Mead in 1961 for tunneling emission devices [2] and demonstrated in ballistic hot

electron transistors [3] and resonant tunneling heterostructure transistors [4].

Heterobarriers are very promising for graphene, which has a zero or very small energy gap. Indeed, potential energy barriers in a graphene channel have poor current-blocking quality, causing the small current modulation experimentally observed in graphene transistors [5]. Measured current modulation can be much larger if the gap is increased by means of lateral confinement, as in nanoribbons [6], but the energy gap has large variation if the number of dimer lines in the transversal direction changes by only one, [7] and therefore such approach would require prohibitive fabrication tolerances.

Recently, fully 2-D graphene transistors based on lateral heterobarriers have been proposed and investigated from the theoretical point of view [8], [9]. They are inspired by the first experimental success in realizing graphene-boron nitride (BN) lateral heterostructures [10].

Vertical heterobarrier graphene transistors have been also proposed in simulation studies [11], [12], and only two experiments as now demonstrate transistor action [13], [26].

Hexagonal BN and BCN (hBN and hBCN, respectively) layers are particularly well suited as dielectrics, since they are almost lattice matched to graphene [14], and can be similarly obtained by mechanical exfoliation. Other planar dielectrics, such as MoS<sub>2</sub> or graphene, can be of interest in the quest for barrier optimization.

In this paper, we investigate a vertical heterostructure graphene-hBN transistor with atomistic simulations, in order to analyze the advantages and disadvantages of the vertical structure. Indeed, whereas it is probably easier to fabricate as compared to the lateral heterostructure transistor [9], it has some specific disadvantages that hinder device operation and performance. The main issue is related to the position of the gate above the source and drain extensions. This is a real problem, since mobile charge is present in high concentration in the extensions and screens the electric field induced by the gate. Luckily, such screening is only partial, due to the low density of states of graphene sheets.

Whereas current modulation is obtained and is indeed important, a qualified definition of current modulation matters for digital circuit operation: the one obtained by varying the gate voltage  $V_{GS}$  of a quantity equal to the supply voltage  $V_{DD}$ , when the drain voltage  $V_{DS} = V_{DD}$ .

This is quantitatively expressed by the so-called  $I_{ON}/I_{OFF}$  ratio, i.e., the ratio of the drain current  $I_{ON}$  in the ON state ( $V_{GS} = V_{DS} = V_{DD}$ ) to the current  $I_{OFF}$  in the OFF state ( $V_{GS} = 0$  and  $V_{DS} = V_{DD}$ ). If the gate voltage is screened by source and drain leads, the transconductance is degraded,

Manuscript received July 11, 2012; revised September 27, 2012; accepted October 17, 2012. Date of current version December 19, 2012. This work was supported in part by the EC 7FP through the Project GRADE (Contract 317839) and by the MIUR-PRIN “Modeling and simulation of graphene nanoribbon FETs for high-performance and low-power logic applications” project (Prot. 2008S2CLJ9). The review of this paper was arranged by Editor R. K. Lake.

G. Fiori, S. Bruzzone, and G. Iannaccone are with the Dipartimento di Ingegneria dell'Informazione: Elettronica, Informatica, Telecomunicazioni, Università di Pisa, 56122 Pisa, Italy (e-mail: g.fiori@mercurio.iet.unipi.it; sama@deci.unipi.it; giuseppe.iannaccone@iet.unipi.it).

Digital Object Identifier 10.1109/TED.2012.2226464




Fig. 1. (a) Longitudinal cross section of the device channel and (b) elementary cell of the stacked graphene/hBN/graphene channel, where odd and even layers are reported. The considered atoms in the real space Hamiltonian are those in black, while gray atoms have been neglected.

and therefore also the  $I_{\text{ON}}/I_{\text{OFF}}$  ratio is smaller than  $10^4$ , the minimum acceptable level for digital circuit operation [15].

## II. PHYSICAL MODELS AND NUMERICAL METHODS

The adopted method is a multi-scale approach based on accurate ab-initio simulations in order to compute the transmission coefficient, which has been fitted by means of a semi-empirical  $\rho_z$  tight-binding (TB) Hamiltonian, to be included in our open-source NanoTCAD ViDES code [16].

In particular, we have performed density-functional theory calculation of the transmission probability of states in semi-infinite graphite leads through the scattering region containing the thin film, according to the formalism by Choi *et al.* [17]. The film is formed by one, three, or five hBN layers arranged in Bernal stacking as in a recent paper by Ribeiro [18]. The scattering region also includes at least four atomic layers of graphite on each side of the barrier, and it has been optimized on purpose.

Ab-initio calculations have been performed by means of Quantum Espresso [19], using a plane wave basis set in the local density approximation [20] for the exchange and correlation. A 35 Ry wave function cutoff has been considered, while the Brillouin zone has been sampled using a  $30 \times 30 \times 30$  Monkhorst-Pack grid in order to obtain convergence of total energy. All atoms in the scattering region are fully relaxed with a force between two adjacent atoms smaller than  $0.01 \text{ eV}/\text{\AA}$ .

The ballistic conductance has been calculated by means of the PWCOND [21] module of Quantum Espresso. The transport properties are studied in the framework of Landauer-Büttiker formalism [22], where the total transmission at energy  $E$  is obtained as the sum over the transmission probability of the conducting eigenchannels, averaged over the 2-D Brillouin zone normal to the transport direction.

The parameters of a  $\rho_z$  TB Hamiltonian have then been chosen with a fitting procedure, as the ones providing the best fit of transmission coefficients with results obtained from DFT calculations.

The extracted parameters have been then included in the open-source NanoTCAD ViDES simulator, able to solve the

2-D Poisson equation self-consistently with the Schrödinger equation with open boundary conditions, within the non-equilibrium Green's functions formalism [22].

In particular, the Poisson equation in the 3-D domain reads

$$\nabla \cdot (\epsilon \nabla \phi) = -q[\rho(r) - n(r) + \rho_{\text{fix}}] \quad (1)$$

where  $\phi(r)$  is the electrostatic potential,  $q$  is the electron charge,  $\epsilon(r)$  is the dielectric constant, and  $\rho_{\text{fix}}$  is the fixed charge in correspondence of the doped reservoirs. The electron and hole concentrations ( $n$  and  $\rho$ , respectively) are computed by means of the NEGF formalism.

The Green's function can then be expressed as

$$G(E) = [E I - H - \Sigma_S - \Sigma_D]^{-1} \quad (2)$$

where  $E$  is the energy,  $I$  the identity matrix,  $H$  the Hamiltonian of the stacked graphene/hBN/graphene structure, and  $\Sigma_S$  and  $\Sigma_D$  are the self-energies of the source and drain, respectively.

The considered channel material is sketched in Fig. 1. Two graphene layers are placed at the top and the bottom, separated by  $n$  layers of hBN, all arranged in the Bernal stacking. Semi-infinite leads are considered at the right and at the left ends of the top and bottom graphene flakes, by means of self-energy definition ( $\Sigma_D$  and  $\Sigma_S$  respectively).

Let us focus our attention on  $H$ , which is expressed by means of an atomistic ( $\rho_z$  orbitals) real space basis.

Bloch periodic boundary conditions are imposed along the  $x$  direction with period equal to  $\Delta = \sqrt{3}a$ , where  $a = 0.144 \text{ nm}$  is the in-plane atom-to-atom distance. In this way, the  $k_x$  wave vector appears in the Hamiltonian.

As an example, let us consider the channel shown in Fig. 1(a), composed by two graphene flakes and  $n$  hBN layers (in this particular case,  $n = 4$ ). Each layer is composed by  $N_C$  atoms, which are periodically repeated along the  $x$  direction as in Fig. 1(b) (In Fig. 1(a),  $N_C = 20$ ).  $H$  is a tridiagonal block matrix, with  $N_C$  block matrices on the diagonal, whose order is equal to  $(n + 2)$ .






Fig. 3. Transmission coefficient computed by means of DFT calculations (solid lines) and tight-binding simulations (dashed lines) for different numbers of BN layers.

TABLE I

TIGHT-BINDING PARAMETERS USED IN THE DEVICE SIMULATIONS.  $B_{\text{onsite}}$  AND  $N_{\text{onsite}}$  ARE THE ON-SITE ENERGIES CONSIDERED IN CORRESPONDENCE OF THE B AND N ATOMS, RESPECTIVELY.  $t_{CC}$  IS THE HOPPING PARAMETER BETWEEN TWO NEAREST-NEIGHBOR CARBON ATOMS IN A GRAPHENE SHEET.  $t_p$  IS THE HOPPING PARAMETER BETWEEN TWO OVERLAYING ATOMS.  $t_{BN}$  IS THE HOPPING PARAMETER BETWEEN B AND N ATOMS IN A hBN MONOLAYER

# hBN layers	$B_{\text{onsite}}$ (eV)	$N_{\text{onsite}}$ (eV)	$t_{CC}$ (eV)	$t_p$ (eV)	$t_{BN}$ (eV)
1	3.5	-1.7	-2.54	-0.072	-1.8
3	37	-1.9	-2.7	-0.38	-5.5
5	37	-1.9	-2.7	-0.45	-5.5

In Fig. 3, we show the transmission coefficients of the barrier seen by holes, as a function of the energy and for varying thickness of the hBN layer, when considering a constant potential profile along the heterostructure. As shown in Fig. 3, these curves have been used in order to extract the TB parameters, reported in Table I. Fitting has been optimized for the valence band, since the considered device is a p-type MOSFET. The valence band edge  $BV$  is approximately at an energy of 1.9 eV, as it is clear from the sharp drop of the transmission coefficient in Fig. 3.

The large difference between the parameters obtained for the one-layer and the three- and five-layer hBN barriers reflects the different electrical behavior. While the hBN monolayer device almost behaves as the gapless graphene, three- and five-layer hBN show a band gap larger than 4 eV.

We note that for energy larger than  $BV$ , the transmission coefficient decreases exponentially as the number of layers is increased, since the main contribution is due to tunneling, i.e., evanescent modes. For lower energy, the transmission coefficient is independent of the number of layers, since transport is thermionic, i.e., due to propagating modes.

In Fig. 4, we show the drain current  $I_{DS}$  as a function of the gate voltage, for a drain voltage of 0.5 V (source is grounded) and for a different number of hBN layers (i.e., one, three, and five). As can be seen, the one-layer hBN barrier has basically no current-blocking properties, whereas the three- and five-layer hBN allow a current modulation of five orders of magnitude. For  $V_{GS} < -4.5$  V, current is independent of the number of layers, which means it is essentially of thermionic nature.




Fig. 4. Transfer characteristics for different number of BN layers for  $V_{DS} = 0.5$  V.




Fig. 5. Equivalent capacitance circuit for the considered vertical graphene/hBN transistor.  $V_D$  is the voltage applied to the drain contact, while the source contact is grounded.

We note that in the considered device a threshold voltage cannot be determined in terms of charge populating the channel, since graphene is a semi-metal and the channel is inverted for all the considered gate voltages. However, we can still define a threshold voltage in terms of current in the channel: in our case, we assume as a threshold  $I_{DS} = 10^{-2}$   $\mu\text{A}/\mu\text{m}$ .

The serious problem, from the application viewpoint, is that large current modulation occurs over several volts. To achieve an  $I_{ON}/I_{OFF}$  ratio of  $10^4$ , the minimum required by the International Technology Roadmap for Semiconductors [15] for digital applications, one would need a  $V_{GS}$  sweep of 2 V, which is much larger than the supply voltage  $V_{DD}$  required in next-generation devices ( $V_{DD} < 0.7$  V). On the other hand, for  $V_{DD} = 0.5$  V, the  $I_{ON}/I_{OFF}$  ratio would be at most 30, corresponding to a sub-threshold swing ( $SS$ ) of  $\approx 350$  mV/dec, to be compared with  $SS = 90$  mV of modern MOSFETs, and to the ideal value of 60 mV/dec.

This is an intrinsic problem, that cannot be solved with improvements in device fabrication. As we already mentioned, it is due to the fact the top and bottom gates are partially screened by the underlying graphene channel, which, in turns translates into a poor electrostatic control of the channel barrier through the gate voltage.

A simple capacitive model of the device is shown in Fig. 5, on the right:  $C_1$  and  $C_3$  represent the capacitance between the metallic gates and the graphene sheets,  $C_2$  the capacitance




Fig. 6. Cut-off frequency computed considering three and five hBN layers sandwiched between the graphene flakes.

between the two graphene sheets, while  $C_4$  and  $C_5$  the quantum capacitances of the top and bottom graphene sheets. In particular, the quantum capacitance  $C_Q$  has been obtained as

$$C_Q = C_{ox} \frac{\partial V_G}{\partial c} - 1 \quad (9)$$

where  $c$  is the potential in the channel,  $V_G$  is the applied gate voltage, and  $C_{ox}$  is the oxide capacitance. We consider capacitances per unit area.

Average capacitances can be extracted from device simulations and are shown in Fig. 5 for the bias point  $V_{DS} = 0.5$  V,  $V_{GS}$  ranging from 0 to 0.5 V.  $C_1$  and  $C_3$  have been computed as  $t_{ox}/\epsilon$ , where  $\epsilon$  is the dielectric constant of  $\text{HfO}_2$  and  $t_{ox}$  is the dielectric thickness.

As can be seen,  $C_4$  and  $C_5$  are larger than the electrostatic capacitances  $C_1$  and  $C_3$ , which explains the poor effectiveness of the gate voltage in modulating the current. Graphene somewhat helps because it has a relatively small density of states and therefore smaller quantum capacitances  $C_4$  and  $C_5$ . Roughly, we have  $SS \approx ((C_3 + C_5)/C_3) k_B T \ln 10/q = 386$  mV/dec, which can be improved only slightly by further thinning of the gate dielectric layer, considering that we still have to avoid dielectric breakdown (for an effective oxide thickness of the  $\text{HfO}_2$  layer of just 2 nm, we would have  $C_3 = 0.11$  F/m<sup>2</sup> and  $SS = 220$  mV/dec).

The presence of parasitic capacitance strongly limits the expected performance of the vertical graphene-hBN transistor at high frequency. In order to assess its performance, we have evaluated the cut-off frequency  $f_T$ , which in the quasi-static model is obtained as

$$f_T = \frac{\partial I_{DS}/\partial V_{GS}}{2\pi \partial Q/\partial V_{GS}} \quad (10)$$

where  $Q$  is the total mobile charge in the device channel. In Fig. 6, we show the cut-off frequency for the devices with the best performance in terms of current modulation, i.e., the devices with three and five layers hBN barrier. As can be seen, the large capacitances lead to sub-GHz  $f_T$ , whereas  $f_T$  in state-of-the-art CMOS processes can reach few hundred GHz.

#### IV. CONCLUSION

We have shown that a vertical graphene-hBN heterostructure can provide the current-blocking properties that are missing in graphene-only devices and can allow to obtain a large current modulation of five orders of magnitude, confirming recent experimental results [13].

Unfortunately, the screening of the field induced by the gate voltage due to the overlap between the gates and the leads of source and drain terminals strongly degrades the sub-threshold slope and therefore the transconductance, the  $I_{ON}/I_{OFF}$  ratio, and the cut-off frequency. Such results make the device unfit for digital electronics, where  $I_{ON}/I_{OFF}$  ratio of the order to  $10^4$  are required for supply voltages  $V_{DD} < 0.7$  V [15].

In comparison, the lateral heterostructure transistor proposed in [9] has an intrinsic advantage, in that the screening of the gate potential only occurs in the small overlap regions between the gate and source and drain extensions. For this reason, in that case, a more promising  $SS = 110$  mV/dec was obtained.

#### REFERENCES

- [1] W. Shockley, "Circuit element utilizing semiconductive material," U.S. Patent 2 623 102, Dec. 23, 1952.
- [2] C. A. Mead, "Operation of tunnel-emission devices," *J. Appl. Phys.*, vol. 32, no. 4, pp. 646–652, Apr. 1961.
- [3] M. Heiblum, "Tunneling hot electron transfer amplifiers (theta): Amplifiers operating up to the infrared," *Solid State Electron.*, vol. 24, no. 4, pp. 343–366, Apr. 1981.
- [4] F. Capasso, S. Sen, A. Gossard, A. Hutchinson, and J. English, "Quantum well resonant tunneling bipolar transistor operating at room temperature," in *Proc. Int. Elect. Device Meet.*, 1986, pp. 282–285.
- [5] M. Lemme, T. Echtermeyer, M. Baus, and H. Kurz, "A graphene field-effect device," *IEEE Electron Device Lett.*, vol. 28, no. 4, pp. 282–284, Apr. 2007.
- [6] X. Wang, Y. Ouyang, X. Li, H. Wang, J. Guo, and H. Dai, "Room-temperature all-semiconducting sub-10-nm graphene nanoribbon field-effect transistors," *Phys. Rev. Lett.*, vol. 100, no. 20, p. 206 803, May 2008.
- [7] G. Fiori and G. Iannaccone, "Simulation of graphene nanoribbon field-effect transistors," *IEEE Electron Device Lett.*, vol. 28, no. 8, pp. 760–762, Aug. 2007.
- [8] G. Fiori, A. Betti, S. Bruzzone, P. D'Amico, and G. Iannaccone, "Nanodevices in flatland: Two-dimensional graphene-based transistors with high ion/iOFF ratio," in *Proc. Dig. Int. Electron Device Meet.*, 2011, pp. 11.4.1–11.4.4.
- [9] G. Fiori, A. Betti, S. Bruzzone, and G. Iannaccone, "Lateral graphene-hBN heterostructures as a platform for fully two-dimensional transistors," *ACS Nano*, vol. 6, no. 3, pp. 2642–2648, Feb. 2012.
- [10] L. Ci, L. Song, C. Jin, D. Jariwala, D. Wu, Y. Li, A. Srivastava, Z. F. Wang, K. Storr, L. Balicasa, F. Liu, and P. M. Ajayan, "Atomic layers of hybridized boron nitride and graphene domains," *Nat. Mater.*, vol. 9, no. 5, pp. 430–435, May 2010.
- [11] A. Sciambi, M. Pelliccione, M. P. Lilly, S. R. Bank, A. C. Gossard, L. N. Pfeiffer, K. W. West, and D. Goldhaber-Gordon, "Vertical field-effect transistor based on wave-function extension," *Phys. Rev. B*, vol. 84, no. 8, pp. 085301-1–085301-5, Aug. 2011. [Online]. Available: <http://link.aps.org/doi/10.1103/PhysRevB.84.085301>
- [12] W. Mehr, J. C. Scheytt, J. Dabrowski, G. Lippert, Y.-H. Xie, M. C. Lemme, M. Ostling, and G. Lupina, "Vertical graphene base transistor," *IEEE Electron Device Lett.*, vol. 33, no. 5, pp. 691–693, May 2012.
- [13] L. Britnell, R. V. Gorbachev, R. Jalil, B. D. Belle, F. Schedin, A. Mishchenko, T. Georgiou, M. I. Katsnelson, L. Eaves, S. V. Morozov, N. M. R. Peres, J. Leist, A. K. Geim, K. S. Novoselov, and L. A. Ponomarenko, "Field-effect tunneling transistor based on vertical graphene heterostructures," *Science*, vol. 335, no. 6071, pp. 947–950, Feb. 2012. [Online]. Available: <http://www.sciencemag.org/content/335/6071/947.abstract>
- [14] L. Britnell, R. V. Gorbachev, R. Jalil, B. D. Belle, F. Schedin, M. I. Katsnelson, L. Eaves, S. V. Morozov, A. S. Mayorov, N. M. R. Peres, A. H. C. Neto, J. Leist, A. K. Geim, L. A. Ponomarenko, and

- K. S. Novoselov, "Electron tunneling through ultrathin boron nitride crystalline barriers," *Nano Lett.*, vol. 12, no. 3, pp. 1707–1710, Mar. 2012.
- [15] *The International Technology Roadmap for Semiconductors—2011 Edition—Chapter 2: Process Integration, Devices, and Structures*. [Online]. Available: <http://www.itrs.net>
- [16] [Online]. Available: <http://www.nanohub.org/tools/vides>. DOI:10254/nanohub-r5116.5
- [17] H. J. Choi and J. Ihm, "Ab-initio pseudopotential method for the calculation of conductance in quantum wires," *Phys. Rev. B*, vol. 59, no. 3, pp. 2267–2275, Jan. 1999.
- [18] R. M. Ribeiro and N. M. R. Peres, "Stability of boron nitride bilayers: Ground-state energies, interlayer distances, and tight-binding description," *Phys. Rev. B*, vol. 83, no. 23, pp. 235 312-1–235 312-6, Jun. 2011.
- [19] P. Giannozzi, S. Baroni, N. Bonini, M. Calandra, R. Car, C. Cavazzoni, D. Ceresoli, G. L. Chiarotti, M. Cococcioni, I. Daboul, A. D. Corso, S. de Gironcoli, S. Fabris, G. Fratesi, R. Gebauer, U. Gerstmann, C. Gougousis, A. Kokalj, M. Lazzeri, L. Martin-Samos, N. Marzari, F. Mauri, R. Mazzarello, S. Paolini, A. Pasquarello, L. Paulatto, C. Sbraccia, S. Scandolo, G. Sclauzero, A. P. Seitsonen, A. Smogunov, P. Umari, and R. M. Wentzcovitch, "Quantum espresso: A modular and open-source software project for quantum simulations of materials," *J. Phys., Condens. Matter*, vol. 21, no. 39, p. 395 502, Sep. 2009.
- [20] J. P. Perdew and A. Zunger, "Self-interaction correction to density-functional approximations for many-electron systems," *Phys. Rev. B*, vol. 23, no. 10, pp. 5048–5079, May 1981.
- [21] A. Smogunov, A. dal Corso, and E. Tosatti, "Ballistic conductance of magnetic co and ni nanowires with ultrasoft pseudopotentials," *Phys. Rev. B*, vol. 70, no. 4, pp. 045417-1–045417-9, Jul. 2004.
- [22] S. Datta, *Electronic Transport in Mesoscopic System*, A. M. Coghil and L. R. Garson, Eds. Cambridge, U.K.: Cambridge Univ. Press, 1995.
- [23] M. Luisier, A. Schenk, W. Fichtner, and G. Klimeck, "Atomistic simulation of nanowires in the  $sp^3d^5s$  tight-binding formalism: From boundary conditions to strain calculations," *Phys. Rev. B*, vol. 74, no. 20, pp. 205 323-1–205 323-12, Nov. 2006.
- [24] M. Wimmer, "Quantum transport in nanostructures: From computational concepts to spintronics in graphene and magnetic tunnel junctions," Ph.D. dissertation, Univ. Regensburg, Regensburg, Germany, 2009.
- [25] M. L. Sancho, J. M. L. Sancho, and J. Rubio, "Highly convergent schemes for the calculation of bulk and surface green function," *J. Phys. F, Metal Phys.*, vol. 15, no. 14, pp. 851–858, Apr. 1985.
- [26] H. Yang, J. Heo, S. Park, H. J. Song, D. H. Seo, K.-E. Byun, P. Kim, I. K. Yoo, H.-J. Chung, and K. Kim, "Graphene brristore, a triode device with a gate-controlled schottky barrier," *Science*, vol. 336, no. 6085, pp. 1140–1143, 2012.

**Gianluca Fiori** received the Ph.D. degree from the University of Pisa, Pisa, Italy, in 2005.

Since 2007, he has been an Assistant Professor with the University of Pisa.

**Samantha Bruzzone** received the Ph.D. degree from the University of Pisa, Pisa, Italy, in 2003.

Since 2010, she has been with the Department of Information Engineering, University of Pisa.



**Giuseppe Iannaccone** (M'98–SM'10) is currently a Professor of electronics with the University of Pisa, Pisa, Italy. His research interests include electron device modeling, nanoelectronics, analog design, and smart systems.